

Delay-Insensitive Cell Matrix

Scott C. Smith

Asynchronous Digital Design Laboratory
Department of Electrical Engineering
University of Arkansas
Fayetteville, AR 72701, USA
smithsco@uark.edu

David Roclin and Jia Di

Trustable Logic Circuit Design Laboratory
Department of Computer Science & Computer Engineering
University of Arkansas
Fayetteville, AR 72701, USA
roclin@uark.edu and jdi@uark.edu

Abstract—This paper describes the design of a delay-insensitive (DI) Cell Matrix. This architecture allows for massively parallel, self-determined operation and can be used to implement regular digital circuits or new types of circuits for nanocomputing systems. One advantage of this cell matrix compared to its synchronous counterpart is the delay-insensitive asynchronous nature. This architecture does not need a global clock, which would be infeasible for nanocomputing systems due to the enormous number of clocked nodes. Instead, a handshaking protocol for inter-component communication is implemented.

Keywords—parallel processing; asynchronous; delay-insensitive; clockless; NCL

I. INTRODUCTION

With the advance of nanotechnology, various atomic- and molecular-scale manufacturing mechanisms have been researched and developed. Besides smaller system size, another exciting, anticipated outcome is the ability to construct systems that use many orders of magnitude more components than silicon-based systems. However, the capability of integrating trillion

Although the current CPU/memory architecture benefits from greater density and high performance, there is no clear way for this architecture to tap into the extremely high component count that will become available with atomic-scale manufacture because of its limited scalability. Multiprocessor architectures suffer from severe interprocessor bottlenecks, communication schemes, and significantly increased control complexity when scaling to a million or a billion processors [1]. Therefore, new methods and structures for controlling such large and complex systems are needed to address the challenges invoked by nanotechnology. Moreover, it has been observed that nanoscale devices have a much higher failure rate due to their small size. This demands the circuit architecture to have the capability to tolerate both static and dynamic errors and faults.

Cell Matrix [1], developed by Cell Matrix Corporation, attempts to answer the question “given the ability to organize enormous numbers of atomic-scale switches, how do we utilize them to build efficient nanocomputers?” The Cell Matrix architecture is an array of physically homogeneous, undifferentiated hardware elements that are configured to act as the specified digital circuit. Note that at first glance this architecture seems similar to an FPGA; however, it is fundamentally different, as explained in Section II.D. The basic element of a Cell Matrix is a functional unit called a *cell*. Each cell has limited data processing capability. Cells are organized into a *d*-dimensional structure such that each cell is able to communicate with its neighbors. Note that this is a completely homogeneous architecture, with no superstructure or designated functional units; hence, it fits the nature of most nanoscale materials and devices [1]. In addition to ordinary digital circuit implementation, this architecture provides the capability for fundamentally new types of circuits, including dynamic, massively parallel, self-modifying/-repairing/-healing systems, the applications of which include evolvable complex circuits, self-repairing circuits, multi-modal systems, and learning systems.

A synchronous version of Cell Matrix has been successfully demonstrated in silicon and can be simulated using software developed by Cell Matrix, Inc. [2]. However, a synchronous implementation of Cell Matrix requires a global clock to coordinate cell behavior, which is physically impossible to distribute to every clocked cell in a trillion

Section II provides an overview of the previous work on the synchronous Cell Matrix and on NCL. Section III develops the NCL Cell Matrix. Section IV analyzes simulation results; and Section V draws conclusions and presents areas for future work.

II. PREVIOUS WORK

A. Synchronous Cell Matrix Architecture

The current synchronous Cell Matrix architecture [2] utilizes extremely fine-grained reconfigurable processing elements, called *cells*, in a d -dimensional interconnection topology. Fig. 1 shows a single cell and a 2-dimensional 3×3 grid of cells, which is part of a Cell Matrix.




Figure 1. (a) Cell Matrix cell interface (b) 3×3 grid of cells [2].

Each cell has the ability to perform simple logic functions on its inputs and produce outputs accordingly. As shown in Fig. 1(a), a programmable look-up table (LUT) determines the behavior of the cell for both processing data and configuring neighboring cells. This LUT is a 128-bit memory implemented as a shift-register, which is organized as 16 rows of 8 columns. The LUT can be programmed through one or more of the cell's four C inputs. The D inputs and outputs form the datapath for data processing and LUT configuration. If all C inputs are logic0, the cell is in data processing mode, where it

acts as the logic function programmed in the LUT, processing data from the four D inputs to select one of the 16 rows and outputting the 8-column data to the four D and four C outputs. If one or more C inputs are logic1, the cell enters modification mode, where the LUT inside the cell is reconfigured by ORing the D inputs on the sides whose C inputs are logic1, and shifting this value into the MSB of the LUT shift-register. Therefore, each cell is able to perform both data processing and configuration of other cells, which is referred to as "self-duality". Note that during reconfiguration, the LSB of the LUT shift-register is output on the D outputs whose corresponding C inputs are logic1, such that the LUT's LSB can be read and shifted back into its MSB, thus providing the capability for a non-destructive built-in self-test (BIST) [3, 4] (e.g., if C_{Ni} is 1, the LUT's LSB is output on D_{No} on the falling edge of *clock* and D_{Ni} is shifted into the LUT on the rising edge of *clock*). Fig. 1(b) shows part of a Cell Matrix consisting of nine cells organized as a 3×3 grid. Note that other topologies with more I/Os and LUT memory can also be utilized, such as a 3-dimensional Cell Matrix or a 2-dimensional Cell Matrix consisting of cells with 6 sides [1].

Cell Matrix has the following unique advantages, making it an ideal choice for nanocomputing systems:

- **Technology Independent** – The Cell Matrix architecture is independent of the underlying technology, such that once the capability exists to construct one cell and to connect to its neighbors, an entire Cell Matrix can be easily constructed;
- **Scalability** – Cells are physically homogeneous, such that every function, including the ability to configure other cells, is contained within the single repeating *cell* unit. In addition, the control complexity does not grow with the number of cells (except for the global clock distribution network for the synchronous Cell Matrix) because control is distributed among all cells. Therefore, Cell Matrix is highly scalable and able to be expanded to trillion- **Rapid Parallel Configuration** – With trillion2^{56} cells, assuming each cell configuration takes 1ms. In Cell Matrix, the configuration process is distributed and is done in parallel; it is a local process involving only two cells, where each cell configures its neighboring cells, as described above. Fig. 2 depicts an example of wavefront-style configuration, where the configuration data is input to one cell (top right corner), which is configured with both its functionality and the ability to configure its neighboring cells to the South and West. Each of these two cells is provided with the same functionality and configuration ability, which permits the third tier to be configured. Therefore, $(n^2+n)/2$ cells can be configured by generation n , which takes less than 5s to configure 2^{56} cells instead of 22,000 years for sequential FPGA configuration. Note that this is just a one-time cost; once configured, the system operates at a much higher speed [1];




Figure 2. Progression of wavefront-style configuration [1].




Figure 3. Circuit layout on defective hardware [2].

- **Massively Parallel Processing** – The enormous number of cells and self-duality of each cell provide the Cell Matrix with fine-grain, distributed, and internal control, which allows for massively parallel processing. In other words, Cell Matrix distributes a problem spatially rather than temporally. The advantage is not the speed of a single cell, but the ability to efficiently configure and operate large systems of cells in parallel;
- **Dynamic Operation** – The self-duality of cells and distributed configuration make the Cell Matrix a dynamic system whose run-time behavior can be modified based on local or global events; some cells can be processing data while others are configuring and being configured. These dynamic operations include modifying system functionality, moving circuitry to a different position, shrinking or expanding circuit size to more efficiently process changing data input size, and self-replication, all during run-time. Therefore, Cell Matrix can be used for deterministic progression as well as non-deterministic applications such as evolvable hardware;
- **Fault Tolerance** – At the nano-scale, it is very difficult to ensure that all manufactured elements are functional because of their small size; it is inevitable that some faults will be present. To implement nanocomputing systems, some degree of fault tolerance must be incorporated. In addition, due to the large number of elements, internal, distributed, and local system modification and control are definitely needed. Current fault-tolerant FPGAs are controlled externally, while bio-inspired autonomous approaches use specialized hardware, and are limited in the patterns of faults they can tolerate. Cell Matrix offers static fault tolerance, where during circuit implementation, faults already existing in the target platform can be tolerated, which permits the hardware to test and configure itself, while avoiding faulty cells. It does this by utilizing the BIST mechanism described above, to allow regions of hardware to, separately, locally, and in parallel, perform functional hardware tests to detect faulty cells, and then collectively configure the desired circuit around the faulty cells. As shown in Fig. 3, the faulty regions (black squares) are avoided while laying out the target circuit. Therefore, fabrication does not have to be perfect; it could just be good, or even poor, as long as the Cell Matrix is dense enough to provide an adequate number of functional cells to implement the desired circuit [2].

B. Related Architectures

Two analogous implementations to Cell Matrix are FPGA and cellular automata [6]. Cell Matrix has unique features beyond an FPGA. Unlike FPGAs, there are no superstructures or specialized structures within a Cell Matrix, just identical cells. This feature eases the manufacturing process and greatly enhances scalability. Cell Matrix adopts dynamic and distributed control, including configuration and fault isolation, which results in a much faster configuration process than for FPGAs, as discussed in the previous section.

There are some similarities between a Cell Matrix and a cellular automaton; both are composed of identical cells, connected in a regular fashion. In both, the behavior of a cell depends on the cell's current state and the state of its neighboring cells. However, Cell Matrix is much more powerful than cellular automata in implementing a large number of functions. Moreover, programming a Cell Matrix is a process almost identical to standard digital circuit design, and holds little resemblance to the programming of a cellular automaton. In general, Cell Matrix is easier to manufacture than other computing architectures, simpler to use than cellular automata, faster to configure than FPGAs, more scalable than FPGAs or CPU/memory architectures, and inherently fault tolerant [1]. The best analogy to Cell Matrix is a systolic array [7] that is reconfigurable.

C. Limitations of Synchronous Cell Matrix

In spite of the advantages listed above, the current synchronous Cell Matrix has some limitations, as discussed below:

- **Clocked data processing** – The current cell operation is controlled by clocks, which can be either global or generated locally. Although this clocked data processing scheme matches the prevailing digital system design methodology, it brings significant challenges for trillion- **Synchronous configuration** – Similar to data processing, the initial configuration and run-time reconfiguration of

each cell are also controlled by clocks. The difference is that these configurations must be controlled by a global, synchronized clock, in order to avoid hazards and configuration errors. This results in an even more difficult challenge of global clock distribution, synchronization, and timing control for trillion×trillion cells.

D. Delay-Insensitive NULL Convention Logic (NCL)

Delay-insensitive (DI) circuits, like NULL Convention Logic (NCL) [8], assume delays in both logic elements and interconnects to be unbounded, although they assume that wire forks within basic components, such as a full adder, are isochronic [9], meaning that the wire delays within a component are much less than the logic element delays within the component, which is a valid assumption even in future nanometer technologies. Wires connecting components do not have to adhere to the isochronic fork assumption. This implies the ability to operate in the presence of indefinite arrival times for the reception of inputs. Completion detection of the output signals allows for handshaking to control input wavefronts. Delay-insensitive design styles therefore require very little, if any, timing analysis to ensure correct operation (i.e., they are correct-by-construction), and also yield average-case performance rather than the worst-case performance of bounded-delay and traditional synchronous paradigms.

NCL uses dual-rail signals to achieve delay-insensitive behavior. A dual-rail signal, D , consists of two wires, D^0 and D^1 , which may assume any value from the set {DATA0, DATA1, NULL}. The DATA0 state ($D^0 = 1, D^1 = 0$) corresponds to a Boolean logic0, the DATA1 state ($D^0 = 0, D^1 = 1$) corresponds to a Boolean logic1, and the NULL state ($D^0 = 0, D^1 = 0$) corresponds to the empty set meaning that the value of D is not yet available. The two rails are mutually exclusive, so that both rails can never be asserted simultaneously; this state is an illegal state.

NCL differs from other gate-level DI paradigms [10-14] in that these other paradigms only utilize one type of state-holding gate, the C-element [15]. A C-element behaves as follows: when all inputs assume the same value then the output assumes this value, otherwise the output does not change. On the other hand, all NCL gates are state-holding. Thus, NCL circuits have a greater potential for optimization than other gate-level DI paradigms [16].

NCL uses threshold gates for its basic logic elements [17]. The primary type of threshold gate is the TH m n gate, where $1 \leq m \leq n$, as depicted in Fig. 4. TH m n gates have n inputs. At least m of the n inputs must be asserted before the output will become asserted. Because NCL threshold gates are designed with hysteresis, all asserted inputs must be de-asserted before the output will be de-asserted. This ensures a complete transition of inputs back to NULL before asserting the output associated with the next wavefront of input DATA. Therefore, a TH m n gate is equivalent to an n -input C-element and a TH1 n gate is equivalent to an n -input OR gate. In the representation of a TH m n gate, each of the n inputs is connected to the rounded portion of the gate; the output emanates from the

pointed end of the gate; and the gate's threshold value, m , is written inside of the gate.




Figure 4. TH m n gate.

By employing threshold gates for each logic rail, NCL is able to determine the output status without referencing time. DI circuits communicate using request and acknowledge signals, K_i and K_o , respectively, as shown in Fig. 5, to prevent the current DATA wavefront from overwriting the previous DATA wavefront, by ensuring that the two DATA wavefronts are always separated by a NULL wavefront [8]. The acknowledge signal from the receiving circuit is the request signal to the sending circuit. When the receiver circuit latches the input DATA, the corresponding K_o signal will be logic0, indicating a *request-for-NULl* (*rfn*); and when it latches the input NULL, the corresponding K_o signal will be logic1, indicating a *request-for-DATA* (*rfd*). When the sending circuit receives a *rfd/rfn* on its K_i input, it will allow a DATA/NULL wavefront to be output, respectively. This delay-insensitive handshaking protocol coordinates DI circuit behavior, analogous to coordination of synchronous circuits by a clock signal. Additionally, delay-insensitivity requires a circuit to be *input-complete*, which means that all outputs may not transition from NULL to DATA until all inputs have transitioned from NULL to DATA, and that all outputs may not transition from DATA to NULL until all inputs have transitioned from DATA to NULL [16]. In circuits with multiple outputs, it is acceptable according to Seitz's "weak conditions" of delay-insensitive signaling [11], for some of the outputs to transition without having a complete input set present, as long as all outputs cannot transition before all inputs arrive.




Figure 5. NCL system framework: input wavefronts are controlled by local handshaking signals and Completion Detection instead of a global clock.

III. DELAY-INSENSITIVE CELL MATRIX

Fig. 6 shows the proposed interface of the delay-insensitive (DI) Cell Matrix (CM) cell and a 2-dimensional 3×3 grid of cells, which is part of a Cell Matrix, analogous to the synchronous version shown in Fig. 1. Note that each D and C I/O is now dual-rail, and that each D - C input and output pair has a corresponding acknowledge and request signal, respectively (e.g., K_{oN} corresponds to C_{Ni} and D_{Ni} and K_{iN} corresponds to C_{No} and D_{No}). Also note that there is still a global *reset* signal to initialize all Cell Matrix LUTs to all DATA0s, as in the synchronous version; however, this does not

pose a problem like a global clock, because the *reset* signal has no timing requirements or skew problems, such that *reset* only needs to be asserted long enough to propagate to all cells, and when deasserted, each cell will begin to operate after the deasserted *reset* signal has propagated to it. Reset is a onetime event, after which the Cell Matrix needs to be configured as described in Section II.A.






Figure 6. (a) Delay-Insensitive Cell Matrix (DICM) cell interface (b) 3x3 grid of DICM cells.

Similar to its synchronous counterpart, described in Section II.A, the DICM cell consists of a 128-bit LUT memory implemented as an asynchronous shift-register, which is organized as 16 rows of 8 columns, as shown in Fig. 7a, along with control logic, shown in Fig. 7b. The LUT is originally reset to all DATA0s; the outputs are reset to NULL; and the inputs are reset to request DATA. This is an idle state, where no operations will occur until configured. The LUT can be programmed through any of the cell's four *C* inputs. When a *C* input is DATA1, the cell enters modification mode, where the LUT inside the cell is reconfigured by shifting the corresponding side's *D* input into the MSB of the LUT shift-register. Note that this is slightly different than in the synchronous version, since configuration is based on only one *C-D* input pair at a time, whereas the synchronous version allows for multiple *C* inputs to be logic1 simultaneously, resulting in ORing the corresponding *D* inputs together to form

the data to be shifted into the LUT. However, this does not significantly change the Cell Matrix configuration functionality. During reconfiguration, the LSB of the LUT shift-register is output on the *D* output of the side whose corresponding *C* input is DATA1, such that the LUT's LSB can be read and shifted back into its MSB, thus providing the capability for a non-destructive built-in self-test (BIST) [3, 4], the same as for the synchronous version (e.g., if C_{Ni} is DATA1, the LUT's LSB is output on D_{No} regardless of whether D_{Ni} is DATA or NULL, and D_{Ni} is shifted into the LUT when it becomes DATA). When all *C* inputs are DATA0, the cell is in data processing mode, where it acts as the logic function programmed in the LUT, where one of the 16 rows is selected after all four *D* inputs are DATA, outputting the 8-column data to the four *D* and four *C* outputs. This requires all *C* inputs to be DATA0 and all *D* inputs to be DATA before a DICM cell's outputs will become DATA. Note that the proposed DICM cell, shown in Fig. 7, has been implemented using structural VHDL, and operates correctly, according to the specifications described above.



a)




Figure 7. (a) DICM LUT memory (b) DICM cell.

IV. SIMULATION RESULTS

The following simulations utilized a gate-level NCL VHDL library with gate delays generated from physical level simulation of a 1.8V, 0.18um TSMC CMOS process [18]. The DICM cell was programmed to act as a full adder (FA) with inputs D_{Ni} , D_{Ei} , and D_{Wi} , outputting the *carry* result on D_{Eo} and the *sum* result on D_{So} . Fig. 8 shows the DICM LUT truth table for this FA configuration. Note that upon reset, the LUT is initialized to all DATA0 and all four interfaces, N , S , E , and W , are requesting DATA in order to start communicating with neighboring cells. After reset, the cell was programmed, starting with the bottom right bit, $D_{W(15)}$, by making one or more C inputs DATA1. 128 DATA/NULL cycles are required to shift a complete configuration into the LUT. After the configuration phase, all C inputs are set to DATA0 and the DICM cell operated as a FA, as programmed.

INPUT				OUTPUT							
D	D	D	D	C	C	C	C	D	D	D	D
N	S	E	W	N	S	E	W	N	S	E	W
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0	0	1	0	0
0	0	1	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	1	0
0	1	1	0	0	0	0	0	0	0	1	0
0	1	1	1	0	0	0	0	0	0	1	0
1	0	0	0	0	0	0	0	0	0	1	0
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	0	1	0
1	0	1	1	0	0	0	0	0	0	1	0
1	1	0	0	0	0	0	0	0	0	1	0
1	1	0	1	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	1	1	0

← 2nd bit to send
← 1st bit to send

Figure 8. LUT configuration for FA with inputs D_N , D_E , and D_W , carry output D_E and sum output D_S .

V. CONCLUSIONS AND FUTURE WORK

This paper developed a delay-insensitive Cell Matrix cell architecture using the NCL paradigm, which mitigates the problem of global clock synchronization of a trillion

This work needs to be expanded to utilizing the DICM cell to create a two-dimensional cell matrix, which will require adding additional initialization functionality to the DICM cell. Since the DICM cell requires all C and D inputs to be DATA before outputting DATA, to preserve delay-insensitivity, all cells in a DI Cell Matrix cannot be initialized to output NULL and request DATA, as the example single DICM cell discussed above was, otherwise no cell's inputs will be all DATA and therefore no cell will output DATA and the matrix will be deadlocked. There are two potential solutions to solve this problem: (1) make each DICM cell output separately programmable to output either DATA or NULL upon reset; or (2) make each DICM cell input separately programmable to either receive an external input, or an internally generated input if that particular input is not being used in the current configuration (e.g., D_{Si} for the FA example in Fig. 8).

Additionally, current methods exist for detecting static faulty cells during configuration and avoiding these, as mentioned in Section II.A; however, after the initial configuration, the system needs to be able to mitigate faults that occur during system operation. Hence, the DICM architecture needs to be designed with the ability to autonomously move functionality from cells that become faulty during run-time and reroute to retain complete system operability. This dynamic fault tolerance, or self-repairing/self-healing capability, is highly desirable for nanocomputing systems, and will therefore be a major topic of future work in this area.

REFERENCES

- [1] L. J. K. Durbeck and N. J. Macias, "The Cell Matrix: an architecture for nanocomputing," Institute of Physical Publishing, *Nanotechnology*, Vol. 12, 217-230, 2001.
- [2] N. J. Macias and L. J. K. Durbeck, "Adaptive Methods for Growing Electronic Circuits on an Imperfect Synthetic Matrix," *Biosystems*, Vol. 73/3, pp. 173-204, 2004.

- [3] D. K. Pradhan, C. Liu, and K. Chakraborty, "EBIST: A novel test generator with built-in detection capability," *Design, Automation and Test in Europe Conference and Exhibition*, pp. 224-229, 2003.
- [4] I. Voyiatzis, A. Paschalis, D. Nikolos, and C. Halatsis, "R-CBIST: An effective RAM-based input vector monitoring concurrent BIST technique," *Int. Test Conf.*, pp. 918-925, 1998.
- [5] S. Hauck, Z. Li, and E. Schwabe, "Configuration Compression for the Xilinx XC6200 FPGA," *IEEE Symposium on FPGAs for Custom Computing Machines*, pp. 138-146, 1998.
- [6] S. Adachi, F. Peper, and J. Lee, "Computation by Asynchronously Updating Cellular Automata," *Journal of Statistical Physics*, Vol. 114/112, 2004.
- [7] D. I. Moldovan, "Parallel Processing: From Applications to Systems," *Morgan Kaufmann Publishers*, San Mateo, CA, 1993.
- [8] K. M. Fant and S. A. Brandt, "NULL Convention Logic: A Complete and Consistent Logic for Asynchronous Digital Circuit Synthesis," *International Conference on Application Specific Systems, Architectures, and Processors*, pp. 261-273, 1996.
- [9] K. Van Berkel, "Beware the Isochronic Fork," *Integration, the VLSI Journal*, Vol. 13/2, pp. 103-128, 1992.
- [10] I. David, R. Ginosar, and M. Yoeli, "An Efficient Implementation of Boolean Functions as Self-Timed Circuits," *IEEE Transactions on Computers*, Vol. 41/1, pp. 2-10, 1992.
- [11] C. L. Seitz, "System Timing," in *Introduction to VLSI Systems*, Addison-Wesley, pp. 218-262, 1980.
- [12] J. Sparso, J. Staunstrup, M. Dantzer-Sorensen, "Design of Delay Insensitive Circuits using Multi-Ring Structures," *Proceedings of the European Design Automation Conference*, pp. 15-20, 1992.
- [13] T. S. Anantharaman, "A Delay Insensitive Regular Expression Recognizer," *IEEE VLSI Technical Bulletin*, Sept. 1986.
- [14] N. P. Singh, *A Design Methodology for Self-Timed Systems*, Master's Thesis, MIT/LCS/TR-258, Laboratory for Computer Science, MIT, 1981.
- [15] D. E. Muller, "Asynchronous Logics and Application to Information Processing," in *Switching Theory in Space Technology*, Stanford University Press, pp. 289-297, 1963.
- [16] S. C. Smith, R. F. DeMara, J. S. Yuan, D. Ferguson, and D. Lamb, "Optimization of NULL Convention Self-Timed Circuits," *Integration, the VLSI Journal*, Vol. 37/3, pp. 135-165, August 2004.
- [17] G. E. Sobelman and K. M. Fant, "CMOS Circuit Design of Threshold Gates with Hysteresis," *IEEE International Symposium on Circuits and Systems (II)*, pp. 61-65, 1998.
- [18] <http://comp.uark.edu/~smithsco/about.html> (available May 2010).